View ADSP-2104KP-55_8416621.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

functional block diagram external address bus data memory program memory external data bus adsp-2100 core arithmetic units shifter mac alu memory serial ports sport 0 sport 1 data address generators dag 1 dag 2 program sequencer program memory address data memory address program memory data data memory data timer rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a low cost dsp microcomputers adsp-2104/adsp-2109 summary 16-bit fixed-point dsp microprocessors with on-chip memory enhanced harvard architecture for three-bus performance: instruction bus & dual data buses independent computation units: alu, multiplier/ accumulator, and shifter single-cycle instruction execution & multifunction instructions on-chip program memory ram or rom & data memory ram integrated i/o peripherals: serial ports and timer features 20 mips, 50 ns maximum instruction rate separate on-chip buses for program and data memory program memory stores both instructions and data (three-bus performance) dual data address generators with modulo and bit-reverse addressing efficient program sequencing with zero-overhead looping: single-cycle loop setup automatic booting of on-chip program memory from byte-wide external memory (e.g., eprom ) double-buffered serial ports with companding hardware, automatic data buffering, and multichannel operation three edge- or level-sensitive interrupts low power idle instruction plcc package ? analog devices, inc., 1996 one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 617/329-4700 fax: 617/326-8703 general description the adsp-2104 and adsp-2109 processors are single-chip microcomputers optimized for digital signal processing (dsp) and other high speed numeric processing applications. the adsp-2104/adsp-2109 processors are built upon a common core. each processor combines the core dsp architecture computation units, data address generators, and program sequencer with differentiating features such as on-chip program and data memory ram (adsp-2109 contains 4k words of program rom), a programmable timer, and two serial ports. fabricated in a high speed, submicron, double-layer metal cmos process, the adsp-2104/adsp-2109 operates at 20 mips with a 50 ns instruction cycle time. the adsp-2104l and adsp-2109l are 3.3 volt versions which operate at 13.824 mips with a 72.3 ns instruction cycle time. every instruction can execute in a single cycle. fabrication in cmos results in low power dissipation. the adsp-2100 familys flexible architecture and compre- hensive instruction set support a high degree of parallelism. in one cycle the adsp-2104/adsp-2109 can perform all of the following operations: ? generate the next program address ? fetch the next instruction ? perform one or two data moves ? update one or two data address pointers ? perform a computation ? receive and transmit data via one or two serial ports the adsp-2104 contains 512 words of program ram, 256 words of data ram, an interval timer, and two serial ports. the adsp-2104l is a 3.3 volt power supply version of the adsp-2104; it is identical to the adsp-2104 in all other characteristics. the adsp-2109 contains 4k words of program rom and 256 words of data ram, an interval timer, and two serial ports. the adsp-2109l is a 3.3 volt power supply version of the adsp-2109; it is identical to the adsp-2109 in all other characteristics.
adsp-2104/adsp-2109 C2C rev. 0 the adsp-2109 is a memory-variant version of the adsp- 2104 and contains factory-programmed on-chip rom program memory. the adsp-2109 eliminates the need for an external boot eprom in your system, and can also eliminate the need for any external program me mory by fitting the entire application program in on-chip rom. this device provides an excellent option for volume applications where board space and system cost constraints are of critical concern. development tools the adsp-2104/adsp-2109 processors are supported by a complete set of tools for system development. the adsp-2100 family development software includes c and assembly language tools that allow programmers to write code for any adsp-21xx processor. the ansi c compiler generates adsp- 21xx assembly source code, while the runtime c library provides ansi-standard and custom dsp library routines. the adsp- 21xx assembler produces object code modules which the linker combines into an executable file. the processor simulators provide an interactive instruction-level simulation with a reconfigurable, windowed user interface. a prom splitter utility generates prom programmer compatible files. ez-ice ? in-circuit emulators allow debugging of adsp-2104 systems by providing a full range of emulation functions such as modification of memory and register values and execution breakpoints. ez-lab ? demonstration boards are complete dsp systems that execute eprom-based programs. the ez-kit lite is a very low cost evaluation/development platform that contains both the hardware and software needed to evaluate the adsp-21xx architecture. additional details and ordering information is available in the adsp-2100 family software & hardware development tools data sheet (adds-21xx-tools). this data sheet can be requested from any analog devices sales office or distributor. additional information this data sheet provides a general overview of adsp-2104/ adsp-2109 processor functionality. for detailed design information on the architecture and instruction set, refer to the adsp-2100 family users manual , available from analog devices. specifications (adsp-2104l/adsp-2109l) . . . . . . 16 recommended operating conditions . . . . . . . . . . . . . . . . 16 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 16 supply current & power . . . . . . . . . . . . . . . . . . . . . . . . . . 17 power dissipation example . . . . . . . . . . . . . . . . . . . . . . . . 18 environmental conditions . . . . . . . . . . . . . . . . . . . . . . . . . 18 capacitive loading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 test conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 timing parameters (adsp-2104/adsp-2109) . . . . . 20 clock signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 interrupts & flags . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 bus requestCbus grant . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 memory read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 memory write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 serial ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 timing parameters (adsp-210 4l/adsp-2109l) . . 27 clock signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 interrupts & flags . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 bus requestCbus grant . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 memory read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 memory write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 serial ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 pin configurations 68-lead plcc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 package outline dimensions 68-lead plcc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 ordering guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 ez-ice and ez-lab are registered trademarks of analog devices, inc. table of contents general description . . . . . . . . . . . . . . . . . . . . . . . . 1 development tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 additional information . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 architecture overview . . . . . . . . . . . . . . . . . . . . 3 serial ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 system interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 clock signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 program memory interface . . . . . . . . . . . . . . . . . . . . . . . . . 6 program memory maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 data memory interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 data memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 boot memory interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 low power idle instruction . . . . . . . . . . . . . . . . . . . . . . . 8 adsp-2109 prototyping . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 ordering procedure for adsp-2109 rom processors . . . . 9 instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 specifications (adsp-2104/adsp-2109) . . . . . . . . 12 recommended operating conditions . . . . . . . . . . . . . . . . 12 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 12 supply current & power . . . . . . . . . . . . . . . . . . . . . . . . . . 13 power dissipation example . . . . . . . . . . . . . . . . . . . . . . . . 14 environmental conditions . . . . . . . . . . . . . . . . . . . . . . . . . 14 capacitive loading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 test conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
adsp-2104/adsp-2109 rev. 0 C3C architecture overview figure 1 shows a block diagram of the adsp-2104/adsp-2109 architecture. the processor contains three independent compu- tational units: the alu, the multiplier/accumulator (mac), and the shifter. the computational units process 16-bit data directly and have provisions to support multiprecision computations. the alu performs a standard set of arithmetic and logic operations; division primitives are also supported. the mac performs single-cycle multiply, multiply/add, and multiply/ subtract operations. the shifter performs logical and arithmetic shifts, normalization, denormalization, and derive exponent operations. the shifter can be used to efficiently implement numeric format control including multiword floating-point representations. the internal result (r) bus directly connects the computational units so that the output of any unit may be used as the input of any unit on the next cycle. a powerful program sequencer and two dedicated data address generators ensure efficient use of these computational units. the sequencer supports conditional jumps, subroutine calls, and returns in a single cycle. with internal loop counters and loop stacks, the adsp-2104/adsp-2109 executes looped code with zero overheadno explicit jump instructions are required to maintain the loop. nested loops are also supported. two data address generators (dags) provide addresses for simultaneous dual operand fetches (from data memory and program memory). each dag maintains and updates four address pointers. whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four modify registers. a length value may be associated with each pointer to implement automatic modulo addressing for circular buffers. the circular buffering feature is also used by the serial ports for automatic data transfers to (and from) on- chip memory. efficient data transfer is achieved with the use of five internal buses: ? program memory address (pma) bus ? program memory data (pmd) bus ? data memory address (dma) bus ? data memory data (dmd) bus ? result (r) bus the two address buses (pma, dma) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (pmd, dmd) share a single external data bus. the bms , dms , and pms signals indicate which memory space is using the external buses. program memory can store both instructions and data, permit- ting the adsp-2104/adsp-2109 to fetch two operands in a single cycle, one from program memory and one from data memory. the processor can fetch an operand from on-chip program memory and the next instruction in the same cycle. the memory interface supports slow memories and memory- mapped peripherals with programmable wait state generation. external devices can gain control of the processors buses with the use of the bus request/grant signals ( br , bg ). one bus grant execution mode (go mode) allows the adsp- 2104/adsp-2109 to continue running from internal memory. a second execution mode requires the processor to halt while buses are granted. figure 1. adsp-2104/adsp-2109 block diagram r bus 16 dmd bus pmd bus dma bus pma bus 14 24 16 external address bus external data bus boot address generator timer 14 bus exchange companding circuitry 5 16 24 dma bus pma bus dmd bus pmd bus program sequencer instruction register program memory sram or rom data memory sram data address generator #2 data address generator #1 14 input regs output regs shifter input regs output regs mac input regs output regs alu receive reg transmit reg serial port 0 mux 24 mux 5 receive reg transmit reg serial port 1
adsp-2104/adsp-2109 C4C rev. 0 the adsp-2104/adsp-2109 can respond to several different interrupts. there can be up to three external interrupts, configured as edge- or level-sensitive. internal interrupts can be generated by the timer and serial ports. there is also a master reset signal. booting circuitry provides for loading on-chip program memory automatically from byte-wide external memory. after reset, three wait states are automatically generated. this allows, for example, the adsp-2104 to use a 150 ns eprom as external boot memory. multiple programs can be selected and loaded from the eprom with no additional hardware. the data receive and transmit pins on sport1 (serial port 1) can be alternatively configured as a general-purpose input flag and output flag. you can use these pins for event signalling to and from an external device. a programmable interval timer can generate periodic interrupts. a 16-bit count register (tcount) is decremented every n cycles, where nC1 is a scaling value stored in an 8-bit register (tscale). when the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (tperiod). serial ports the adsp-2104/adsp-2109 processor includes two synchro- nous serial ports (sports) for serial communications and multiprocessor communication. the serial ports provide a complete synchronous serial interface with optional companding in hardware. a wide variety of framed or frameless data transmit and receive modes of opera- tion are available. each sport can generate an internal programmable serial clock or accept an external serial clock. each serial port has a 5-pin interface consisting of the following signals: signal name function sclk serial clock (i/o) rfs receive frame synchronization (i/o) tfs transmit frame synchronization (i/o) dr serial data receive dt serial data transmit the serial ports offer the following capabilities: bidirectional each sport has a separate, double-buffered transmit and receive function. flexible clocking each sport can use an external serial clock or generate its own clock internally. flexible framing the sports have independent framing for the transmit and receive functions; each function can run in a frameless mode or with frame synchronization signals inter- nally generated or externally generated; frame sync signals may be active high or inverted, with either of two pulse widths and timings. different word lengths each sport supports serial data word lengths from 3 to 16 bits. companding in hardware each sport provides optional a-law and m -law companding according to ccitt recommen- dation g.711. flexible interrupt scheme receive and transmit functions can generate a unique interrupt upon completion of a data word transfer. autobuffering with single-cycle overhead each sport can automatically receive or transmit the contents of an entire circular data buffer with only one overhead cycle per data word; an interrupt is generated after the transfer of the entire buffer is completed. multichannel capability (sport0 only) sport0 provides a multichannel interface to selectively receive or transmit a 24-word or 32-word, time-division multiplexed serial bit stream; this feature is especially useful for t1 or cept interfaces, or as a network communication scheme for multiple processors. alternate configuration sport1 can be alternatively configured as two external interrupt inputs ( irq0 , irq1 ) and the flag in and flag out signals (fi, fo). interrupts the interrupt controller lets the processor respond to interrupts with a minimum of overhead. up to three external interrupt input pins, irq0 , irq1 , and irq2 , are provided. irq2 is always available as a dedicated pin; irq1 and irq0 may be alternately configured as part of serial port 1. the adsp-2104/ adsp-2109 also supports internal interrupts from the timer, and serial ports. the interrupts are internally prioritized and individually maskable (except for reset which is nonmaskable). the irqx input pins can be programmed for either level- or edge-sensitivity. the interrupt priorities are shown in table i. table i. interrupt vector addresses & priority adsp-2104/adsp-2109 interrupt interrupt source vector address reset startup 0x0000 irq2 0x0004 (high priority) sport0 transmit 0x0008 sport0 receive 0x000c sport1 transmit or irq1 0x0010 sport1 receive or irq0 0x0014 timer 0x0018 (low priority) the adsp-2104/adsp-2109 uses a vectored interrupt scheme: when an interrupt is acknowledged, the processor shifts program control to the interrupt vector address corresponding to the interrupt received. interrupts can be optionally nested so that a higher priority interrupt can preempt the currently executing interrupt service routine. each interrupt vector location is four instructions in length so that simple service routines can be coded entirely in this space. longer service routines require an additional jump or call instruction. individual interrupt requests are logically anded with the bits in the imask register; the highest-priority unmasked interrupt is then selected.
adsp-2104/adsp-2109 rev. 0 C5C the interrupt control register, icntl, allows the external interrupts to be set as either edge- or level-sensitive. depending on bit 4 in icntl, interrupt service routines can either be nested (with higher priority interrupts taking precedence) or be processed sequentially (with only one interrupt service active at a time). the interrupt force and clear register, ifc, is a write-only register that contains a force bit and a clear bit for each interrupt. when responding to an interrupt, the astat, mstat, and imask status registers are pushed onto the status stack and the pc counter is loaded with the appropriate vector address. the status stack is seven levels deep to allow interrupt nesting. the stack is automatically popped when a return from the interrupt instruction is executed. pin definitions table ii shows pin definitions for the adsp-2104/adsp-2109 processo rs. any inputs not used must be tied to v dd . system interface figure 3 shows a typical system for the adsp-2104/adsp-2109, with two serial i/o devices, a boot eprom, and optional external program and data memory. a total of 14.25k words of data memory and 14.5k words of program memory is addressable. programmable wait-state generation allows the processors to easily interface to slow external memories. the adsp-2104/adsp-2109 also provides either: one external interrupt ( irq2 ) and two serial ports (sport0, sport1), or three external interrupts ( irq2 , irq1 , irq0 ) and one serial port (sport0). clock signals the adsp-2104/adsp-2109s clkin input may be driven by a crystal or by a ttl-compatible external clock signal. the clkin input may not be halted or changed in frequency during operation, nor operated below the specified low frequency limit. if an external clock is used, it should be a ttl-compatible signal running at the instruction rate. the signal should be connected to the processors clkin input; in this case, the xtal input must be left unconnected. because the processor includes an on-chip oscillator circuit, an external crystal may also be used. the crystal should be con- nected across the clkin and xtal pins, with two capacitors connected as shown in figure 2. a parallel-resonant, fundamen- tal frequency, microprocessor-grade crystal should be used. table ii. adsp-2104/adsp-2109 pin definitions pin # of input / name(s) pins output function address 14 o address outputs for program, data and boot memory. data 1 24 i/o data i/o pins for program and data memories. input only for boot memory, with two msbs used for boot memory addresses. unused data lines may be left floating. reset 1 i processor reset input irq2 1 i external interrupt request #2 br 2 1 i external bus request input bg 1 o external bus grant output pms 1 o external program memory select dms 1 o external data memory select bms 1 o boot memory select rd 1 o external memory read enable wr 1 o external memory write enable mmap 1 i memory map select input clkin, xtal 2 i external clock or quartz crystal input clkout 1 o processor clock output v dd power supply pins gnd ground pins sport0 5 i/o serial port 0 pins (tfs0, rfs0, dt0, dr0, sclk0) sport1 5 i/o serial port 1 pins (tfs1, rfs1, dt1, dr1, sclk1) or interrupts & flags: irq0 (rfs1) 1 i external interrupt request #0 irq1 (tfs1) 1 i external interrupt request #1 fi (dr1) 1 i flag input pin fo (dt1) 1 o flag output pin notes 1 unused data bus lines may be left floating. 2 br must be tied high (to v dd ) if not used.
adsp-2104/adsp-2109 C6C rev. 0 clkin clkout xtal adsp-2104/ adsp-2109 figure 2. external crystal connections a clock output signal (clkout) is generated by the processor, synchronized to the processors internal cycles. reset the reset signal initiates a complete reset of the processor. the reset signal must be asserted when the chip is powered up to assure proper initialization. if the reset signal is applied during initial power-up, it must be held long enough to allow the processors internal clock to stabilize. if reset is activated at any time after power-up and the input clock frequency does not change, the processors internal clock continues and does not require this stabilization time. the power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid v dd is applied to the processor and for the internal phase-locked loop (pll) to lock onto the specific crystal frequency. a minimum of 2000 t ck cycles will ensure that the pll has locked (this does not, however, include the crystal oscillator start-up time). during this power-up sequence the reset signal should be held low. on any subsequent resets, the reset signal must meet the minimum pulse width specification, t rsp . to generate the reset signal, use either an rc circuit with an external schmidt trigger or a commercially available reset ic. (do not use only an rc circuit.) the reset input resets all internal stack pointers to the empty stack condition, masks all interrupts, and clears the mstat register. when reset is released, the boot loading sequence is performed (provided there is no pending bus request and the chip is configured for booting, with mmap = 0). the first instruction is then fetched from internal program memory location 0x0000. program memory interface the on-chip program memory address bus (pma) and on-chip program memory data bus (pmd) are multiplexed with the on- chip data memory buses (dma, dmd), creating a single external data bus and a single external address bus. the external data bus is bidirectional and is 24 bits wide to allow instruction fetches from external program memory. program memory may contain code and data. the external address bus is 14 bits wide. the data lines are bidirectional. the program memory select ( pms ) signal indicates accesses to program memory and can be used as a chip select signal. the write ( wr ) signal indicates a write operation and is used as a write strobe. the read ( rd ) signal indicates a read operation and is used as a read strobe or output enable signal. the processor writes data from the 16-bit registers to 24-bit program memory using the px register to provide the lower eight bits. when the processor reads 16-bit data from 24-bit program memory to a 16-bit data register, the lower eight bits are placed in the px register. the program memory interface can generate 0 to 7 wait states for external memory devices; default is to 7 wait states after reset . figure 3. adsp-2104/adsp-2109 system br bg clkin reset irq2 bms adsp-2104 or adsp-2109 clkout addr data (optional) 1x clock or crystal pms dms rd wr addr 13-0 data 23-0 addr data (optional) addr data boot memory e.g. eprom 2764 27128 27256 27512 program memory data memory & peripherals 14 24 d 23-22 a 13-0 d 15-8 d 23-0 d 23-8 a 13-0 a 13-0 xtal mmap serial device (optional) sclk1 rfs1 or irq0 tfs1 or irq1 dt1 or fo dr1 or fi sclk0 rfs0 tfs0 dt0 dr0 sport 1 sport 0 serial device (optional) oe we cs oe we cs oe cs the two msbs of the data bus (d 23-22 ) are used to supply the two msbs of the boot memory eprom address. this is only required for the 27256 and 27512.
adsp-2104/adsp-2109 rev. 0 C7C program memory maps program memory can be mapped in two ways, depending on the state of the mmap pin. figure 4 shows the adsp-2104 program memory maps. figure 5 shows the program memory maps for the adsp-2109. internal ram loaded from external boot memory external 0x01ff 0x0200 0x3fff 0x0000 external 0x39ff 0x3a00 0x3fff 0x0000 mmap=0 mmap=1 no booting 0x37ff 0x3800 0x07ff 0x0800 512 words 14k 14k internal ram 512 words 1.5k reserved 1.5k reserved figure 4. adsp-2104 program memory maps 4k internal rom 12k external 0x3fff 0x0000 2k external 0x3fff 0x0000 mmap=0 mmap=1 0x37ff 0x3800 2k internal rom 2k internal rom 10k external 0x07ff 0x0800 0x0ff0 0x0fff 0x1000 0x0ff0 0x0fff 0x1000 reserved reserved figure 5. adsp-2109 program memory maps adsp-2104 when mmap = 0, on-chip program memory ram occupies 512 words beginning at address 0x0000. off-chip program memory uses the remaining 14k words beginning at address 0x0800. in this configurationCwhen mmap = 0Cthe boot loading sequence (described below in boot memory inter- face) is automatically initiated when reset is released. when mmap = 1, 14k words of off-chip program memory begin at address 0x0000 and on-chip program memory ram is located in the 512 words between addresses 0x3800C0x39ff. in this configuration, program memory is not booted although it can be written to and read under program control. data memory interface the data memory address bus (dma) is 14 bits wide. the bidirectional external data bus is 24 bits wide, with the upper 16 bits used for data memory data (dmd) transfers. the data memory select ( dms ) signal indicates access to data memory and can be used as a chip select signal. the write ( wr ) signal indicates a write operation and can be used as a write strobe. the read ( rd ) signal indicates a read operation and can be used as a read strobe or output enable signal. the adsp-2104/adsp-2109 processors support memory- mapped i/o, with the peripherals memory-mapped into the data memory address space and accessed by the processor in the same manner as data memory. data memory map adsp-2104 on-chip data memory ram resides in the 256 words beginning at address 0x3800, also shown in figure 6. data memory locations from 0x3900 to the end of data memory at 0x3fff are reserved. control and status registers for the system, timer, wait-state configuration, and serial port operations are located in this region of memory. 0x3900 0x0400 0x0000 1k external dwait0 1k external dwait1 10k external dwait2 1k external dwait3 0x0800 0x3000 256 words 0x3c00 0x3fff 1k external dwait4 0x3400 0x3800 memory-mapped control registers & reserved external ram internal ram figure 6. data memory map the remaining 14k of data memory is located off-chip. this external data memory is divided into five zones, each associated with its own wait-state generator. this allows slower peripherals to be memory-mapped into data memory for which wait states are specified. by mapping peripherals into different zones, you can accommodate peripherals with different wait-state require- ments. all zones default to seven wait states after reset .
adsp-2104/adsp-2109 C8C rev. 0 boot memory interface boot memory is an external 16k by 8 space, divided into eight separate 2k by 8 pages. the 8-bit bytes are automatically packed into 24-bit instruction words by the processor, for loading into on-chip program memory. three bits in the processors system control register select which page is loaded by the boot memory interface. another bit in the system control register allows the forcing of a boot loading sequence under software control. boot loading from page 0 after reset is initiated automatically if mmap = 0. the boot memory interface can generate zero to seven wait states; it defaults to three wait states after reset . this allows the adsp-2104 to boot from a single low cost eprom such as a 27c256. program memory is booted one byte at a time and converted to 24-bit program memory words. the bms and rd signals are used to select and to strobe the boot memory interface. only 8-bit data is read over the data bus, on pins d8-d15. to accommodate up to eight pages of boot memory, the two msbs of the data bus are used in the boot memory interface as the two msbs of the boot memory address: d23, d22, and a13 supply the boot page number. the adsp-2100 family assembler and linker allow the creation of programs and data structures requiring multiple boot pages during execution. the br signal is recognized during the booting sequence. the bus is granted after loading the current byte is completed. br during booting may be used to implement booting under control of a host processor. bus interface the adsp-2104/adsp-2109 can relinquish control of their data and address buses to an external device. when the external device requires control of the buses, it asserts the bus request signal ( br ). if the processor is not performing an external memory access, it responds to the active br input in the next cycle by: ? three-stating the data and address buses and the pms , dms , bms , rd , wr output drivers, ? asserting the bus grant ( bg ) signal, ? and halting program execution. if the go mode is set, however, the adsp-2104/adsp-2109 will not halt program execution until it encounters an instruc- tion that requires an external memory access. if the processor is performing an external memory access when the external device asserts the br signal, it will not three-state the memory interfaces or assert the bg signal until the cycle after the access completes (up to eight cycles later depending on the number of wait states). the instruction does not need to be completed when the bus is granted; the processor will grant the bus in between two memory accesses if an instruction requires more than one external memory access. when the br signal is released, the processor releases the bg signal, re-enables the output drivers and continues program execution from the point where it stopped. the bus request feature operates at all times, including when the processor is booting and when reset is active. if this feature is not used, the br input should be tied high (to v dd ). low power idle instruction the idle instruction places the processor in low power state in which it waits for an interrupt. when an interrupt occurs, it is serviced and execution continues with instruction following idle. typically this next instruction will be a jump back to the idle instruction. this implements a low-power standby loop. the idle n instruction is a special version of idle that slows the processors internal clock signal to further reduce power consumption. the reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor, n , given in the idle instruction. the syntax of the instruction is: idle n ; where n = 16, 32, 64, or 128. the instruction leaves the chip in an idle state, operating at the slower rate. while it is in this state, the processors other internal clock signals, such as sclk, clkout, and the timer clock, are reduced by the same ratio. upon receipt of an enabled interrupt, the processor will stay in the idle state for up to a maximum of n clkin cycles, where n is the divisor specified in the instruction, before resuming normal operation. when the idle n instruction is used, it slows the processors internal clock and thus its response time to incoming interruptsC the 1-cycle response time of the standard idle state is in- creased by n , the clock divisor. when an enabled interrupt is received, the adsp-21xx will remain in the idle state for up to a maximum of n clkin cycles (where n = 16, 32, 64, or 128) before resuming normal operation. when the idle n instruction is used in systems that have an externally generated serial clock (sclk), the serial clock rate may be faster than the processors reduced internal clock rate. under these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the idle state (a maximum of n clkin cycles).
adsp-2104/adsp-2109 rev. 0 C9C adsp-2109 prototyping you can prototype your adsp-2109 system with the adsp- 2104 ram-based processor. when code is fully developed and debugged, it can be submitted to analog devices for conversion into a adsp-2109 rom product. the adsp-2101 ez-ice emulator can be used for develop- ment of adsp-2109 systems. for the 3.3 v adsp-2109, a voltage converter interface board provides 3.3 v emulation. additional overlay memory is used for emulation of adsp-2109 systems. it should be noted that due to the use of off-chip overlay memory to emulate the adsp-2109, a performance loss may be experienced when both executing instructions and fetching program memory data from the off-chip overlay memory in the same cycle. this can be overcome by locating program memory data in on-chip memory. ordering procedure for adsp-2109 rom processor to place an order for a custom rom-coded adsp-2109, you must: 1. complete the following forms contained in the adsp rom ordering package , available from your analog devices sales representative: adsp-2109 rom specification form rom release agreement rom nre agreement & minimum quantity order (mqo) acceptance agreement for pre-production rom products 2. return the forms to analog devices along with two copies of the memory image file (.exe file) of your rom code. the files must be supplied on two 3.5" or 5.25" floppy disks for the ibm pc (dos 2.01 or higher). 3. place a purchase order with analog devices for nonrecurring engineering changes (nre) associated with rom product development. after this information is received, it is entered into analog devices rom manager system which assigns a custom rom model number to the product. this model number will be branded on all prototype and production units manufactured to these specifications. to minimize the risk of code being altered during this process, analog devices verifies that the .exe files on both floppy disks are identical, and recalculates the checksums for the .exe file entered into the rom manager system. the checksum data, in the form of a rom memory map, a hard copy of the .exe file, and a rom data verification form are returned to you for inspection. a signed rom verification form and a purchase order for production units are required prior to any product being manufactured. prototype units may be applied toward the minimum order quantity. upon completion of prototype manufacture, analog devices will ship prototype units and a delivery schedule update for production units. an invoice against your purchase order for the nre charges is issued at this time. there is a charge for each rom mask generated and a mini- mum order quantity. consult your sales representative for details. a separate order must be placed for parts of a specific package type, temperature range, and speed grade.
adsp-2104/adsp-2109 C10C rev. 0 instruction set the adsp-2104/adsp-2109 assembly language uses an algebraic syntax for ease of coding and readability. the sources and destinations of computations and data movements are written explicitly in each assembly statement, eliminating cryptic assembler mnemonics. every instruction assembles into a single 24-bit word and executes in a single cycle. the instructions encompass a wide variety of instruction types along with a high degree of operational parallelism. there are five basic categories of instructions: data move instructions, computational instruc- tions, multifunction instructions, program flow control instruc- tions and miscellaneous instructions. multifunction instructions perform one or two data moves and a computation. the instruction set is summarized below. the adsp-2100 family users manual contains a complete reference to the instruction set. alu instructions [if cond] ar|af = xop + yop [+ c] ; add/add with carry = xop C yop [+ cC 1] ; subtract x C y/subtract x C y with borrow = yop C xop [+ cC 1] ; subtract y C x/subtract y C x with borrow = xop and yop ; and = xop or yop ; or = xop xor yop ; xor = pass xop ; pass, clear = C xop ; negate = not xop ; not = abs xop ; absolute value = yop + 1 ; increment = yop C 1 ; decrement = divs yop, xop ; divide = divq xop ; mac instructions [if cond] mr|mf = xop * yop ; multiply = mr + xop * yop ; multiply/accumulate = mr C xop * yop ; multiply/subtract = mr ; transfer mr =0 ; clear if mv sat mr ; conditional mr saturation shifter instructions [if cond] sr = [sr or] ashift xop ; arithmetic shift [if cond] sr = [sr or] lshift xop ; logical shift sr = [sr or] ashift xop by ; arithmetic shift immediate sr = [sr or] lshift xop by ; logical shift immediate [if cond] se = exp xop ; derive exponent [if cond] sb = expadj xop ; block exponent adjust [if cond] sr = [sr or] norm xop ; normalize data move instructions reg = reg ; register-to-register move reg = ; load register immediate reg = dm () ; data memory read (direct address) dreg = dm (ix , my) ; data memory read (indirect address) dreg = pm (ix , my) ; program memory read (indirect address) dm () = reg ; data memory write (direct address) dm (ix , my) = dreg ; data memory write (indirect address) pm (ix , my) = dreg ; program memory write (indirect address) multifunction instructions || , dreg = dreg ; computation with register-to-register move || , dreg = dm (ix , my) ; computation with memory read || , dreg = pm (ix , my) ; computation with memory read dm (ix , my) = dreg , || ; computation with memory write pm (ix , my) = dreg , || ; computation with memory write dreg = dm (ix , my) , dreg = pm (ix , my) ; data & program memory read | , dreg = dm (ix , my) , dreg = pm (ix , my) ; alu/mac with data & program memory read
adsp-2104/adsp-2109 rev. 0 C11C program flow instructions do [until term] ; do until loop [if cond] jump (ix) ; jump [if cond] jump ; [if cond] call (ix) ; call subroutine [if cond] call ; if [not ] flag_in jump ; jump/call on flag in pin if [not ] flag_in call ; [if cond] set|reset|toggle flag_out [, ...] ; modify flag out pin [if cond] rts ; return from subroutine [if cond] rti ; return from interrupt service routine idle [(n)] ; idle miscellaneous instructions nop ; no operation modify (ix , my); modify address register [push sts] [, pop cntr] [, pop pc] [, pop loop] ; stack control ena|dis sec_reg [, ...] ; mode control bit_rev av_latch ar_sat m_mode timer g_mode notation conventions ix index registers for indirect addressing my modify registers for indirect addressing immediate data value immediate address value exponent (shift value) in shift immediate instructions (8-bit signed number) any alu instruction (except divide) any multiply-accumulate instruction any shift instruction (except shift immediate) cond condition code for conditional instruction term termination code for do until loop dreg data register (of alu, mac, or shifter) reg any register (including dregs) ; a semicolon terminates the instruction , commas separate multiple operations of a single instruction [ ] optional part of instruction [, ...] optional, multiple operations of an instruction option1 | option2 list of options; choose one. assembly code example the following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared algorithm. notice that the computations in the instructions are written like algebraic equations. mf=mx0 * my1 ( rnd), mx0=dm(i2,m1); {mf=error * beta} mr=mx0 * mf ( rnd), ay0=pm(i6,m5); do adapt until ce; ar=mr1+ay0, mx0=dm(i2,m1), ay0=pm(i6,m7); adapt: pm(i6,m6)= a r, mr=mx0 * mf ( rnd); modify(i2,m3); {point to oldest data} modify(i6,m7); {point to start of data}
recommended operating conditions k grade parameter min max unit v dd supply voltage 4.50 5.50 v t amb ambient operating temperature 0 +70 c see environmental conditions for information on thermal specifications. electrical characteristics parameter test conditions min max unit v ih hi-level input voltage 3, 5 @ v dd = max 2.0 v v ih hi-level clkin voltage @ v dd = max 2.2 v v il lo-level input voltage 1, 3 @ v dd = min 0.8 v v oh hi-level output voltage 2, 3, 7 @ v dd = min, i oh = C0.5 ma 2.4 v @ v dd = min, i oh = C100 m a 8 v dd C 0.3 v v ol lo-level output voltage 2, 3, 7 @ v dd = min, i ol = 2 ma 0.4 v i ih hi-level input current 1 @ v dd = max, v in = v dd max 10 m a i il lo-level input current 1 @ v dd = max, v in = 0 v 10 m a i ozh three-state leakage current 4 @ v dd = max, v in = v dd max 6 10 m a i ozl three-state leakage current 4 @ v dd = max, v in = 0 v 6 10 m a c i input pin capacitance 1, 8, 9 @ v in = 2.5 v, f in = 1.0 mhz, t amb = 25 c8pf c o output pin capacitance 4, 8, 9, 10 @ v in = 2.5 v, f in = 1.0 mhz, t amb = 25 c8pf notes 1 input-only pins: clkin, reset , irq2 , br , mmap, dr1, dr0. 2 output pins: bg , pms , dms , bms , rd , wr , a0Ca13, clkout, dt1, dt0. 3 bidirectional pins: d0Cd23, sclk1, rfs1, tfs1, sclk0, rfs0, tfs0. 4 three-state pins: a0Ca13, d0Cd23, pms , dms , bms , rd , wr , dt1, sclk1, rsf1, tfs1, dt0, sclk0, rfs0, tfs0. 5 input-only pins: reset , irq2 , br , mmap, dr1, dr0. 6 0 v on br , clkin active (to force three-state condition). 7 although specified for ttl outputs, all adsp-2104/adsp-2109 outputs are cmos-compatible and will drive to v dd and gnd, assuming no dc loads. 8 guaranteed but not tested. 9 applies to pga, plcc, pqfp package types. 10 output pin capacitance is the capacitive load for any three-stated output pin. specifications subject to change without notice. adsp-2104/adsp-2109Cspecifications caution esd (electrostatic discharge) sensitive device. electrostatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge without detection. although the adsp-2104/adsp-2109 processor features proprietary esd protection circuitry to dissipate high energy electrostatic discharges (human body model), permanent damage may occur to devices subjected to such discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality. unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before the devices are removed. per method 3015 of mil-std-883, the adsp-2104/adsp-2109 processor has been classified as class 1 device. absolute maximum ratings * supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . C0.3 v to +7 v input voltage . . . . . . . . . . . . . . . . . . . . . C0.3 v to v dd + 0.3 v output voltage swing . . . . . . . . . . . . . . C0.3 v to v dd + 0.3 v operating temperature range (ambient) . . . C55oc to +125 c storage temperature range . . . . . . . . . . . . . C65 c to +125 c lead temperature (10 sec) pga . . . . . . . . . . . . . . . . . +300 c lead temperature (5 sec) plcc, pqfp, tqfp . . . . +280 c *stresses greater than those listed above may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. warning! esd sensitive device C12C rev. 0
adsp-2104/adsp-2109 rev. 0 C13C specifications (adsp-2104/adsp-2109) supply current & power parameter test conditions min max unit i dd supply current (dynamic) 1 @ v dd = max, t ck = 50 ns 2 31 ma @ v dd = max, t ck = 72.3 ns 2 24 ma i dd supply current (idle) 1, 3 @ v dd = max, t ck = 50 ns 11 ma @ v dd = max, t ck = 72.3 ns 10 ma notes 1 current reflects device operating with no output loads. 2 v in = 0.4 v and 2.4 v. 3 idle refers to adsp-2104/adsp-2109 state of operation during execution of idle instruction. deasserted pins are driven to either v dd or gnd. for typical supply current (internal power dissipation) figures, see figure 7. figure 7. adsp-2104/adsp-2109 power (typical) vs. frequency 1 power reflects device operating with no output loads. 2 idle refers to adsp-2104/adsp-2109 operation during execution of idle instruction. deasserted pins are driven to either v dd or gnd. 3 maximum power dissipation at v dd = 5.5v during execution of idle n instruction. power ?mw 30.00 20.00 13.83 10.00 25.00 30 45 35 40 50 60 55 65 idle 128 idd idle idle 16 55mw 41mw 40mw 60mw 42mw 41mw frequency ?mhz idd idle n modes 3 power ?mw 30.00 20.00 13.83 10.00 25.00 80 60 140 100 120 160 200 180 220 129mw 100mw 74mw 170mw 128mw 95mw frequency ?mhz idd dynamic 1 v dd = 5.5v v dd = 5.0v v dd = 4.5v power ?mw 30.00 20.00 13.83 10.00 25.00 0 30 10 20 40 60 50 70 55mw 38mw 28mw 60mw 42mw 31mw frequency ?mhz idd idle 1, 2 v dd = 5.5v v dd = 5.0v v dd = 4.5v
adsp-2104/adsp-2109 C14C rev. 0 power dissipation example to determine total power dissipation in a specific application, the following equation should be applied for each output: c v dd 2 f c = load capacitance, f = output switching frequency. example: in an adsp-2104 application where external data memory is used and no other outputs are active, power dissipation is calculated as follows: assumptions: ? external data memory is accessed every cycle with 50% of the address pins switching. ? external data memory writes occur every other cycle with 50% of the data pins switching. ? each address and data pin has a 10 pf total load at the pin. ? the application operates at v dd = 5.0 v and t ck = 50 ns. total power dissipation = p int + (c v dd 2 f ) p int = internal power dissipation (from figure 7). ( c v dd 2 f ) is calculated for each output: # of output pins 3 c 3 v dd 2 f address, dms 8 10 pf 5 2 v 20 mhz = 40.0 mw data, wr 9 10 pf 5 2 v 10 mhz = 22.5 mw rd 1 10 pf 5 2 v 10 mhz = 2.5 mw clkout 1 10 pf 5 2 v 20 mhz = 5.0 mw 70.0 mw total power dissipation for this example = p int + 70.0 mw. environmental conditions ambient temperature rating: t amb = t case C (pd q ca ) t case = case temperature in c pd = power dissipation in w q ca = thermal resistance (case-to-ambient) q ja = thermal resistance (junction-to-ambient) q jc = thermal resistance (junction-to-case) package u ja u jc u ca plcc 27 c/w 16 c/w 11 c/w specifications (adsp-2104/adsp-2109) capacitive loading figures 8 and 9 show capacitive loading characteristics. figure 8. typical output rise time vs. load capacitance, c l (at maximum ambient operating temperature) figure 9. typical output valid delay or hold vs. load capacitance, c l (at maximum ambient operating temperature) c l ?pf 25 150 125 100 75 50 rise time (0.8v - 2.0v) ?ns v dd = 4.5v 8 7 6 5 4 3 2 1 0 175 0 c l ?pf 25 100 125 50 75 150 valid output delay or hold ?ns v dd = 4.5v 175 0 5 4 3 2 1 0 ? ? ?
adsp-2104/adsp-2109 rev. 0 C15C test conditions figure 10 shows voltage reference levels for ac measurements. 3.0v 1.5v 0.0v 2.0v 1.5v 0.8v input output figure 10. voltage reference levels for ac measurements (except output enable/disable) output disable time output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. the output disable time (t dis ) is the difference of t measured and t decay , as shown in figure 11. the time t measured is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 v from the measured output high or low voltage. the decay time, t decay , is dependent on the capacitative load, c l , and the current load, i l , on the output pin. it can be approximated by the following equation: t decay = c l 0.5 v i l from which t dis = t measured C t decay is calculated. if multiple pins (such as the data bus) are dis- abled, the measurement value is that of the last pin to stop driving. output enable time output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. the output enable time (t ena ) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in figure 11. if multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving. specifications (adsp-2104/adsp-2109) figure 12. equivalent device loading for ac measurements (except output enable/disable) 2.0v 1.0v t ena reference signal output t decay v oh (measured) output stops driving output starts driving t dis t measured v ol (measured) v oh (measured) ?0.5v v ol (measured) +0.5v high-impedance state. test conditions cause this voltage level to be approximately 1.5v. v oh (measured) v ol (measured) figure 11. output enable/disable to output pin 50pf +1.5v i oh i ol
recommended operating conditions k grade parameter min max unit v dd supply voltage 3.00 3.60 v t amb ambient operating temperature 0 +70 c see environmental conditions for information on thermal specifications. electrical characteristics parameter test conditions min max unit v ih hi-level input voltage 1, 3 @ v dd = max 2.0 v v il lo-level input voltage 1, 3 @ v dd = min 0.4 v v oh hi-level output voltage 2, 3, 6 @ v dd = min, i oh = C0.5 ma 6 2.4 v v ol lo-level output voltage 2, 3, 6 @ v dd = min, i ol = 2 ma 6 0.4 v i ih hi-level input current 1 @ v dd = max, v in = v dd max 10 m a i il lo-level input current 1 @ v dd = max, v in = 0 v 10 m a i ozh three-state leakage current 4 @ v dd = max, v in = v dd max 5 10 m a i ozl three-state leakage current 4 @ v dd = max, v in = 0 v 5 10 m a c i input pin capacitance 1, 7, 8 @ v in = 2.5 v, f in = 1.0 mhz, t amb = 25 c8pf c o output pin capacitance 4, 7, 8, 9 @ v in = 2.5 v, f in = 1.0 mhz, t amb = 25 c8pf notes 1 input-only pins: clkin, reset, irq2, br, mmap, dr1, dr0. 2 output pins: bg, pms, dms, bms, rd, wr, a0Ca13, clkout, dt1, dt0. 3 bidirectional pins: d0Cd23, sclk1, rfs1, tfs1, sclk0, rfs0, tfs0. 4 three-stateable pins: a0Ca13, d0Cd23, pms, dms, bms, rd, wr, dt1, sclk1, rsf1, tfs1, dt0, sclk0, rfs0, tfs0. 5 0 v on br, clkin active (to force three-state condition). 6 all outputs are cmos and will drive to v dd and gnd with no dc loads. 7 guaranteed but not tested. 8 applies to plcc package type. 9 output pin capacitance is the capacitive load for any three-stated output pin. specifications subject to change without notice. adsp-2104l/adsp-2109lCspecifications absolute maximum ratings* supply voltage . . . . . . . . . . . . . . . . . . . . . . . . C0.3 v to +4.5 v input voltage . . . . . . . . . . . . . . . . . . . . . C0.3 v to v dd + 0.3 v output voltage swing . . . . . . . . . . . . . . C0.3 v to v dd + 0.3 v operating temperature range (ambient) . . . . C40 c to +85 c storage temperature range . . . . . . . . . . . . . C65 c to +150 c lead temperature (5 sec) plcc . . . . . . . . . . . . . . . . +280 c *stresses greater than those listed above may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. C16C rev. 0
adsp-2104/adsp-2109 rev. 0 C17C specifications (adsp-2104l /adsp-2109l) supply current & power (adsp-2104l /adsp-2109l) parameter test conditions min max unit i dd supply current (dynamic) 1 @ v dd = max, t ck = 72.3 ns 2 14 ma i dd supply current (idle) 1, 3 @ v dd = max, t ck = 72.3 ns 4 ma notes 1 current reflects device operating with no output loads. 2 v in = 0.4 v and 2.4 v. 3 idle refers to adsp-2104l/adsp-2109l state of operation during execution of idle instruction. deasserted pins are driven to either v dd or gnd. for typical supply current (internal power dissipation) figures, see figure 13. figure 13. adsp-2104l/adsp-2109l power (typical) vs. frequency 1 power reflects device operating with no output loads. 2 idle refers to adsp-2104l/adsp-2109l operation during execution of idle instruction. deasserted pins are driven to either v dd or gnd. 3 maximum power dissipation at v dd = 3.6v during execution of idle n instruction. 4 0 2 10 6 8 12 14 15.00 13.83 10.00 7.00 5.00 power ?mw idd idle 1 frequency ?mhz 9mw 6mw 5mw 13mw 10mw 8mw v dd = 3.6v v dd = 3.30v v dd = 3.0v 15 5 10 30 20 25 35 50 power ?mw idle dynamic 1,2 frequency ?mhz 48mw 37mw 29mw 15mw 15.00 13.83 10.00 7.00 5.00 45 40 0 24mw 19mw v dd = 3.6v v dd = 3.30v v dd = 3.0v 4 0 2 10 6 8 12 14 15.00 13.83 10.00 7.00 5.00 power ?mw frequency ?mhz idle 128 idle 16 idd idle 9mw 5mw 4mw 13mw 7mw 6mw idd idle n modes 3
adsp-2104/adsp-2109 C18C rev. 0 specifications (adsp-2104l /adsp-2109l) capacitive loading figures 14 and 15 show capacitive loading characteristics. power dissipation example to determine total power dissipation in a specific application, the following equation should be applied for each output: c v dd 2 f c = load capacitance, f = output switching frequency. example: in an adsp-2104l application where external data memory is used and no other outputs are active, power dissipation is calculated as follows: assumptions: ? external data memory is accessed every cycle with 50% of the address pins switching. ? external data memory writes occur every other cycle with 50% of the data pins switching. ? each address and data pin has a 10 pf total load at the pin. ? the application operates at v dd = 3.3 v and t ck = 100 ns. total power dissipation = p int + (c v dd 2 f) p int = internal power dissipation (from figure 13). ( c v dd 2 f ) is calculated for each output: # of output pins c 3 v dd 2 3 f address, dms 8 10 pf 3.3 2 v 10 mhz = 8.71 mw data, wr 9 10 pf 3.3 2 v 5 mhz = 4.90 mw rd 1 10 pf 3.3 2 v 5 mhz = 0.55 mw clkout 1 10 pf 3.3 2 v 10 mhz = 1.09 mw 15.25 mw total power dissipation for this example = p int + 15.25 mw. environmental conditions ambient temperature rating: t amb = t case C (pd q ca ) t case = case temperature in c pd = power dissipation in w q ca = thermal resistance (case-to-ambient) q ja = thermal resistance (junction-to-ambient) q jc = thermal resistance (junction-to-case) package u ja u jc u ca plcc 27 c/w 16 c/w 11 c/w figure 14. typical output rise time vs. load capacitance, c l (at maximum ambient operating temperature) figure 15. typical output valid delay or hold vs. load capacitance, c l (at maximum ambient operating temperature) 25 150 125 100 75 c l ?pf 50 rise time (0.8v-2.0v) ?ns 30 10 5 15 20 25 v dd = 3.0v valid output delay or hold ?ns ? +4 +2 +6 nominal 25 150 125 100 75 50 +8 v dd = 3.0v c l ?pf
adsp-2104/adsp-2109 rev. 0 C19C test conditions figure 16 shows voltage reference levels for ac measurements. input output v dd 2 v dd 2 figure 16. voltage reference levels for ac measurements (except output enable/disable) output disable time output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. the output disable time (t dis ) is the difference of t measured and t decay , as shown in figure 17. the time t measured is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 v from the measured output high or low voltage. specifications (adsp-2104l/adsp-2109l) the decay time, t decay , is dependent on the capacitative load, c l , and the current load, i l , on the output pin. it can be approximated by the following equation: t decay = c l 0.5 v i l from which t dis = t measured C t decay is calculated. if multiple pins (such as the data bus) are dis- abled, the measurement value is that of the last pin to stop driving. output enable time output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. the output enable time (t ena ) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in figure 17. if multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving. figure 17. output enable/disable 2.0v 1.0v t ena reference signal output t decay v oh (measured) output stops driving output starts driving t dis t measured v ol (measured) v oh (measured) ?0.5v v ol (measured) +0.5v high-impedance state. test conditions cause this voltage level to be approximately 1.5v. v oh (measured) v ol (measured) figure 18. equivalent device loading for ac measurements (except output enable/disable) to output pin 50pf i oh i ol v dd 2
adsp-2104/adsp-2109 C20C rev. 0 general notes use the exact timing information given. do not attempt to derive parameters from the addition or subtraction of others. while addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. consequently, you cannot meaningfully add parameters to derive longer times. timing notes switching characteristics specify how the processor changes its signals. you have no control over this timingcircuitry external to the processor must be designed for compatibility with these signal characteristics. switching characteristics tell you what the processor will do in a given circumstance. you can also use timing parameters (adsp-2104/adsp-2109) switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied. timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. timing requirements guarantee that the processor operates correctly with other devices. memory requirements the table below shows common memory device specifications and the corresponding adsp-2104/adsp-2109 timing parameters, for your convenience. memory adsp-2104/adsp-2109 timing device timing parameter specification parameter definition address setup to write start t asw a0Ca13, dms, pms setup before wr low address setup to write end t aw a0Ca13, dms, pms setup before wr deasserted address hold time t wra a0Ca13, dms, pms hold after wr deasserted data setup time t dw data setup before wr high data hold time t dh data hold after wr high oe to data valid t rdd rd low to data valid address access time t aa a0Ca13, dms, pms, bms to data valid
adsp-2104/adsp-2109 rev. 0 C21C frequency 20 mhz dependency parameter min max min max unit timing requirement: t ck clkin period 50 150 ns t ckl clkin width low 20 20 ns t ckh clkin width high 20 20 ns t rsp reset width low 250 5t ck 1 ns switching characteristic: t cpl clkout width low 15 0.5t ck C 10 ns t cph clkout width high 15 0.5t ck C 10 ns t ckoh clkin high to clkout high 0 20 ns note 1 applies after powerup sequence is complete. internal phase lock loop requires no more than 2000 clkin cycles, assuming stable clkin (not including crystal oscillator startup time). timing parameters (adsp-2104/adsp-2109) clock signals & reset figure 19. clock signals clkin clkout t ckoh t ck t ckh t ckl t cph t cpl
adsp-2104/adsp-2109 C22C rev. 0 frequency 20 mhz dependency parameter min max min max unit timing requirement: t ifs irqx 1 or fi setup before 27.5 0.25t ck + 15 ns clkout low 2, 3 t ifh irqx 1 or fi hold after clkout 12.5 0.25t ck ns high 2, 3 switching characteristic: t foh fo hold after clkout high 00ns t fod fo delay from clkout high 15 ns notes 1 irqx= irq0, irq1, and irq2. 2 if irqx and fi inputs meet t ifs and t ifh setup/hold requirements, they will be recognized during the current clock cycle; otherwise they will be recognized during the following cycle. (refer to the interrupt controller section in chapter 3, program control, of the adsp-2100 family users manual for further information on interrupt servicing.) 3 edge-sensitive interrupts require pulse widths greater than 10 ns. level-sensitive interrupts must be held low until serviced. timing parameters (adsp-2104/adsp-2109) interrupts & flags clkout flag output(s) t fod irq x fi t foh t ifh t ifs figure 20. interrupts & flags
adsp-2104/adsp-2109 rev. 0 C23C frequency 20 mhz dependency parameter min max min max unit timing requirement: t bh br hold after clkout high 1 17.5 0.25t ck + 5 ns t bs br setup before clkout low 1 32.5 0.25t ck + 20 ns switching characteristic: t sd clkout high to dms, 32.5 0.25t ck + 20 ns pms, bms, rd, wr disable t sdb dms, pms, bms, rd, wr 0 0 ns disable to bg low t se bg high to dms, pms, 0 0 ns bms, rd, wr enable t sec dms, pms, bms, rd, wr 2.5 0.25t ck C 10 ns enable to clkout high notes 1 if br meets the t bs and t bh setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle. br requires a pulse width greater than 10 ns. note: bg is asserted in the cycle after br is recognized. no external synchronization circuit is needed when br is generated as an asynchronous signal. timing parameters (adsp-2104/adsp-2109) bus request/grant clkout pms , dms bms , rd wr br bg clkout t sd t sdb t se t sec t bh t bs figure 21. bus request/grant
adsp-2104/adsp-2109 C24C rev. 0 20 mhz parameter min max unit timing requirement: t rdd rd low to data valid 12 ns t aa a0Ca13, pms, dms, bms to data valid 19.5 ns t rdh data hold from rd high 0 switching characteristic: t rp rd pulse width 17 ns t crd clkout high to rd low 7.5 22.5 ns t asr a0Ca13, pms, dms, bms setup before 2.5 ns rd low t rda a0Ca13, pms, dms, bms hold after rd 3.5 ns deasserted t rwr rd high to rd or wr low 20 ns frequency dependency (clkin 20 mhz) parameter min max unit timing requirement: t rdd rd low to data valid 0.5t ck C 13 + w ns t aa a0Ca13, pms, dms, bms to data valid 0.75t ck C 18 + w ns t rdh data hold from rd high 0 switching characteristic: t rp rd pulse width 0.5t ck C 8 + w ns t crd clkout high to rd low 0.25t ck C 5 0.25t ck + 10 ns t asr a0Ca13, pms, dms, bms setup before rd low 0.25t ck C 10 ns t rda a0Ca13, pms, dms, bms hold after rd deasserted 0.25t ck C 9 ns t rwr rd high to rd or wr low 0.5t ck C 5 ns note w = wait states t ck. timing parameters (adsp-2104/adsp-2109) memory read figure 22. memory read clkout a0 ?a13 d rd wr dms , pms bms t rdh t rwr t rp t asr t crd t aa t rdd t rda
adsp-2104/adsp-2109 rev. 0 C25C frequency dependency (clkin 20 mhz) parameter min max unit switching characteristic: t dw data setup before wr high 0.5t ck C 13 + w ns t dh data hold after wr high 0.25t ck C 10 ns t wp wr pulse width 0.5t ck C 8 + w ns t wde wr low to data enabled 0 t asw a0Ca13, dms, pms setup before wr low 0.25t ck C 10 ns t ddr data disable before wr or rd low 0.25t ck C 10 ns t cwr clkout high to wr low 0.25t ck C 5 0.25t ck + 10 ns t aw a0Ca13, dms, pms, setup before wr deasserted 0.75t ck C 22 + w ns t wra a0Ca13, dms, pms hold after wr deasserted 0.25t ck C 9 ns t wwr wr high to rd or wr low 0.5t ck C 5 ns timing parameters (adsp-2104/adsp-2109) memory write 20 mhz parameter min max unit switching characteristic: t dw data setup before wr high 12 ns t dh data hold after wr high 2.5 ns t wp wr pulse width 17 ns t wde wr low to data enabled 0 ns t asw a0Ca13, dms, pms setup before 2.5 ns wr low t ddr data disable before wr or rd low 2.5 ns t cwr clkout high to wr low 7.5 22.5 ns t aw a0Ca13, dms, pms, setup before wr 15.5 ns deasserted t wra a0Ca13, dms, pms hold after wr 3.5 ns deasserted t wwr wr high to rd or wr low 20 ns figure 23. memory write clkout a0 ?a13 d wr dms , pms rd t wde t ddr t dh t wwr t wra t wp t dw t aw t cwr t asw
adsp-2104/adsp-2109 C26C rev. 0 frequency 13.824 mhz* dependency parameter min max min max unit timing requirement: t sck sclk period 72.3 ns t scs dr/tfs/rfs setup before sclk low 8 ns t sch dr/tfs/rfs hold after sclk low 10 ns t scp sclk in width 28 ns switching characteristic: t cc clkout high to sclk out 18.1 33.1 0.25t ck 0.25t ck + 15 ns t scde sclk high to dt enable 0 ns t scdv sclk high to dt valid 20 ns t rh tfs/rfs out hold after sclk high ns t rd tfs/rfs out delay from sclk high 20 ns t scdh dt hold after sclk high ns t tde tfs (alt) to dt enable ns t tdv tfs (alt) to dt valid 18 ns t scdd sclk high to dt disable 25 ns t rdv rfs (multichannel, frame delay zero) 20 ns to dt valid *maximum serial port operating frequency is 13.824 mhz. timing parameters (adsp-2104/adsp-2109) serial ports figure 24. serial ports clkout sclk tfs rfs dr rfs in tfs in dt ( alternate frame mode ) t cc t cc t scs t sch t rd t rh rfs out tfs out t scdv t scde t scdh t scdd t tde t tdv ( multichannel mode, frame delay 0 {mfd = 0} ) t rdv t sck t scp t scp
adsp-2104/adsp-2109 rev. 0 C27C timing parameters (adsp-2104l/adsp-2109l) timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. timing requirements guarantee that the processor operates correctly with other devices. memory requirements the table below shows common memory device specifications and the corresponding adsp-2104l/adsp-2109l timing parameters, for your convenience. general notes use the exact timing information given. do not attempt to derive parameters from the addition or subtraction of others. while addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. consequently, you cannot meaningfully add parameters to derive longer times. timing notes switching characteristics specify how the processor changes its signals. you have no control over this timingcircuitry external to the processor must be designed for compatibility with these signal characteristics. switching characteristics tell you what the processor will do in a given circumstance. you can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied. adsp-2104l/adsp-2109l memory specification timing parameter timing parameter definition address setup to write start t asw a0Ca13, dms, pms setup before wr low address setup to write end t aw a0Ca13, dms, pms setup before wr deasserted address hold time t wra a0Ca13, dms, pms hold after wr deasserted data setup time t dw data setup before wr high data hold time t dh data hold after wr high oe to data valid t rdd rd low to data valid address access time t aa a0Ca13, dms, pms, bms to data valid
adsp-2104/adsp-2109 C28C rev. 0 frequency 13.824 mhz dependency parameter min max min max unit timing requirement: t ck clkin period 72.3 150 ns t ckl clkin width low 20 20 ns t ckh clkin width high 20 20 ns t rsp reset width low 361.5 5t ck 1 ns switching characteristic: t cpl clkout width low 26.2 0.5t ck C 10 ns t cph clkout width high 26.2 0.5t ck C 10 ns t ckoh clkin high to clkout high 0 20 ns note 1 applies after powerup sequence is complete. internal phase lock loop requires no more than 2000 clkin cycles assuming stable clkin (not including crystal oscillator startup time). timing parameters (adsp-2104l/adsp-2109l) clock signals & reset figure 25. clock signals clkin clkout t ckoh t ck t ckh t ckl t cph t cpl
adsp-2104/adsp-2109 rev. 0 C29C timing parameters (adsp-2104l/adsp-2109l) interrupts & flags frequency 13.824 mhz dependency parameter min max min max unit timing requirement: t ifs irqx 1 or fi setup before clkout low 2, 3 33.1 0.25t ck + 15 ns t ifh irqx 1 or fi hold after clkout high 2, 3 18.1 0.25t ck ns switching characteristic: t foh fo hold after clkout high 0 ns t fod fo delay from clkout high 15 ns notes 1 irqx= irq0, irq1, and irq2 . 2 if irqx and fi inputs meet t ifs and t ifh setup/hold requirements, they will be recognized during the current clock cycle; otherwise they will be recognized during the following cycle. (refer to the interrupt controller section in chapter 3, program control, of the adsp-2100 family users manual for further information on interrupt servicing.) 3 edge-sensitive interrupts require pulse widths greater than 10 ns. level-sensitive interrupts must be held low until serviced. figure 26. interrupts & flags clkout flag output(s) t fod irq x fi t foh t ifh t ifs
adsp-2104/adsp-2109 C30C rev. 0 timing parameters (adsp-2104l/adsp-2109l) bus request/grant frequency 13.824 mhz dependency parameter min max min max unit timing requirement: t bh br hold after clkout high 1 23.1 0.25t ck + 5 ns t bs br setup before clkout low 1 38.1 0.25t ck + 20 ns switching characteristic: t sd clkout high to dms, pms, bms, rd, wr disable 38.1 0.25t ck + 20 ns t sdb dms, pms, bms, rd, wr disable to bg low 0 0 ns t se bg high to dms, pms, bms, rd, wr enable 0 0 ns t sec dms, pms, bms, rd, wr enable to clkout high 8.1 0.25t ck C 10 ns notes 1 if br meets the t bs and t bh setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle. br requires a pulse width greater than 10 ns. note: bg is asserted in the cycle after br is recognized. no external synchronization circuit is needed when br is generated as an asynchronous signal. figure 27. bus request/grant clkout pms , dms bms , rd wr br bg clkout t sd t sdb t se t sec t bh t bs
adsp-2104/adsp-2109 rev. 0 C31C timing parameters (adsp-2104l/adsp-2109l) memory read frequency 13.824 mhz dependency parameter min max min max unit timing requirement: t rdd rd low to data valid 23.2 0.5t ck C 13 + w ns t aa a0Ca13, pms, dms, bms to data valid 36.2 0.75t ck C 18 + w ns t rdh data hold from rd high 0 0 ns switching characteristic: t rp rd pulse width 28.2 0.5t ck C 8 + w ns t crd clkout high to rd low 13.1 28.1 0.25t ck C 5 0.25t ck + 10 ns t asr a0Ca13, pms, dms, bms setup before rd low 8.1 0.25t ck C 10 ns t rda a0Ca13, pms, dms, bms hold after rd deasserted 9.1 0.25t ck C 9 ns t rwr rd high to rd or wr low 31.2 0.5t ck C 5 ns w = wait states t ck. figure 28. memory read clkout a0 ?a13 d rd wr dms , pms bms t rdh t rwr t rp t asr t crd t aa t rdd t rda
adsp-2104/adsp-2109 C32C rev. 0 frequency 13.824 mhz dependency parameter min max min max unit switching characteristic: t dw data setup before wr high 23.2 0.5t ck C 13 + w ns t dh data hold after wr high 8.1 0.25t ck C 10 ns t wp wr pulse width 28.2 0.5t ck C 8 + w ns t wde wr low to data enabled 0 t asw a0Ca13, dms, pms setup before wr low 8.1 0.25t ck C 10 ns t ddr data disable before wr or rd low 8.1 0.25t ck C 10 ns t cwr clkout high to wr low 13.1 28.1 0.25t ck C 5 0.25t ck + 10 ns t aw a0Ca13, dms, pms, setup before wr deasserted 32.2 0.75t ck C 22 + w ns t wra a0Ca13, dms, pms hold after wr deasserted 9.1 0.25t ck C 9 ns t wwr wr high to rd or wr low 31.2 0.5t ck C 5 ns w = wait states t ck. timing parameters (adsp-2104l/adsp-2109l) memory write clkout a0 ?a13 d wr dms , pms rd t wde t ddr t dh t wwr t wra t wp t dw t aw t cwr t asw figure 29. memory write
adsp-2104/adsp-2109 rev. 0 C33C timing parameters (adsp-2104l/adsp-2109l) serial ports frequency 13.824 mhz dependency parameter min max min max unit timing requirement: t sck sclk period 72.3 ns t scs dr/tfs/rfs setup before sclk low 8 ns t sch dr/tfs/rfs hold after sclk low 10 ns t scp sclk in width 28 ns switching characteristic: t cc clkout high to sclk out 18.1 33.1 0.25t ck 0.25t ck + 15 ns t scde sclk high to dt enable 0 ns t scdv sclk high to dt valid 20 ns t rh tfs/rfs out hold after sclk high 0 ns t rd tfs/rfs out delay from sclk high 20 ns t scdh dt hold after sclk high 0 ns t tde tfs (alt) to dt enable 0 ns t tdv tfs (alt) to dt valid 18 ns t scdd sclk high to dt disable 25 ns t rdv rfs (multichannel, frame delay zero) 20 ns to dt valid clkout sclk tfs rfs dr rfs in tfs in dt ( alternate frame mode ) t cc t cc t scs t sch t rd t rh rfs out tfs out t scdv t scde t scdh t scdd t tde t tdv ( multichannel mode, frame delay 0 {mfd = 0} ) t rdv t sck t scp t scp figure 30. serial ports
adsp-2104/adsp-2109 C34C rev. 0 pin configurations 68-lead plcc plcc pin number name 35 a12 36 a13 37 pms 38 dms 39 bms 40 bg 41 xtal 42 clkin 43 clkout 44 wr 45 rd 46 dt0 47 tfs0 48 rfs0 49 gnd 50 dr0 51 sclk0 plcc pin number name 18 br 19 irq2 20 reset 21 a0 22 a1 23 a2 24 a3 25 a4 26 v dd 27 a5 28 a6 29 gnd 30 a7 31 a8 32 a9 33 a10 34 a11 plcc pin number name 1 d11 2 gnd 3 d12 4 d13 5 d14 6 d15 7 d16 8 d17 9 d18 10 gnd 11 d19 12 d20 13 d21 14 d22 15 d23 16 v dd 17 mmap plcc pin number name 52 fo (dt1) 53 irq1 (tfs1) 54 irq0 (rfs1) 55 fi (dr1) 56 sclk1 57 v dd 58 d0 59 d1 60 d2 61 d3 62 d4 63 d5 64 d6 65 d7 66 d8 67 d9 68 d10 10 11 12 13 14 15 16 17 18 19 20 22 23 24 25 26 21 22 38 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 gnd d18 d15 d14 d12 d9 d6 d8 d7 d17 d10 d11 d4 d5 961 8765 68676665646362 4321 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 pin 1 identifier top view (pins down) d2 d1 d0 v dd sclk1 fi (dr1) irq0 (rfs1) gnd d19 d20 d21 d22 d23 v dd mmap br irq2 reset irq1 (tfs1) fo (dt1) sclk0 dr0 adsp-2104 adsp-2104l adsp-2109 adsp-2109l a0 a1 a2 a3 a4 v dd gnd rfs0 tfs0 dt0 rd wr a9 a6 gnd a7 a8 a10 a11 a12 a13 pms d13 d3 d16 dms bg xtal clkin clkout bms a5
adsp-2104/adsp-2109 rev. 0 C35C outline dimensions adsp-2104/adsp-2109 68-lead plastic leaded chip carrier (plcc) e b b 1 a 1 a pin 1 identifier top view (pins down) 9 61 d 1 d bottom view (pins up) d 2 d inches millimeters symbol min typ max min typ max a 0.169 0.172 0.175 4.29 1 4.37 4.45 a 1 0.104 1 2.64 b 0.017 0.018 0.019 0.43 1 0.46 0.48 b 1 0.027 0.028 0.029 0.69 1 0.71 0.74 d 0.985 0.990 0.995 25.02 25.15 25.27 d 1 0.950 0.952 0.954 24.13 24.18 24.23 d 2 0.895 0.910 0.925 22.73 23.11 23.50 e 0.050 1 1.27 0.004 1 0.10 d
adsp-2104/adsp-2109 C36C rev. 0 ordering guide ambient temperature instruction package package part number* range rate description option adsp-2104kp-80 0 c to +70 c 20.0 mhz 68-lead plcc p-68a adsp-2109kp-80 0 c to +70 c 20.0 mhz 68-lead plcc p-68a adsp-2104lkp-55 0 c to +70 c 13.824 mhz 68-lead plcc p-68a adsp-2109lkp-55 0 c to +70 c 13.824 mhz 68-lead plcc p-68a *k = commercial temperature range (0 c to +70 c). * p = plcc (plastic leaded chip carrier). c2145C16C7/96 printed in u.s.a.

▲Up To Search▲

Price & Availability of ADSP-2104KP-55

	To Download ADSP-2104KP-55 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .